Microprocessor Architecture

From Simple Pipelines to Chip Multiprocessors
Erscheinungsjahr 2013
ISBN: 978-0-521-76992-1
Verlag: Cambridge University Press

Buch, Englisch, 384 Seiten, Format (B × H): 183 mm x 260 mm, Gewicht: 912 g

This book gives a comprehensive description of the architecture of microprocessors from simple in-order short pipeline designs to out-of-order superscalars. It discusses topics such as: - The policies and mechanisms needed for out-of-order processing such as register renaming, reservation stations, and reorder buffers - Optimizations for high performance such as branch predictors, instruction scheduling, and load-store speculations - Design choices and enhancements to tolerate latency in the cache hierarchy of single and multiple processors - State-of-the-art multithreading and multiprocessing emphasizing single chip implementations Topics are presented as conceptual ideas, with metrics to assess the performance impact, if appropriate, and examples of realization. The emphasis is on how things work at a black box and algorithmic level. The author also provides sufficient detail at the register transfer level so that readers can appreciate how design features enhance performance as well as complexity.

Autoren/Hrsg.

Baer, Jean-Loup

Fachgebiete

• Mathematik | Informatik EDV | Informatik Informatik Rechnerarchitektur
• Mathematik | Informatik EDV | Informatik Technische Informatik Externe Speicher & Peripheriegeräte
• Mathematik | Informatik EDV | Informatik Technische Informatik Grid-Computing & Paralleles Rechnen
• Mathematik | Informatik EDV | Informatik Betriebssysteme Windows Betriebssysteme
• Technische Wissenschaften Elektronik | Nachrichtentechnik Elektronik Mikroprozessoren

Inhaltsverzeichnis

1. Introduction; 2. The basics; 3. Superscalar processors; 4. Front-end: branch prediction, instruction fetching, and register renaming; 5. Back-end: instruction scheduling, memory access instructions, and clusters; 6. The cache hierarchy; 7. Multiprocessors; 8. Multithreading and (chip) multiprocessors; 9. Current limitations and future challenges.

Über Autor(innen)

Baer, Jean-Loup
Jean-Loup Baer is Professor Emeritus of Computer Science and Engineering at the University of Washington, where he has been since 1969. Professor Baer is the author of Computer Systems Architecture and more than 100 refereed papers. He is a Guggenheim Fellow, an ACM Fellow, and an IEEE Fellow. Baer has held several editorial positions, including editor-in-chief of the Journal of VLSI and Computer Systems and editor of the IEEE Transactions on Computers, the IEEE Transactions on Parallel and Distributed Systems, and the Journal of Parallel and Distributed Computing. He has served as General Chair and Program Chair of several conferences, including ISCA and HPCA.