Buch, Englisch, 137 Seiten, Format (B × H): 160 mm x 241 mm, Gewicht: 412 g
ISBN: 978-0-387-25870-6
Verlag: Springer US
Interconnect has become the dominating factor in determining system performance in nanometer technologies. Dedicated to this subject, Interconnect Noise Optimization in Nanometer Technologies provides insight and intuition into layout analysis and optimization for interconnect in high speed, high complexity integrated circuits.
The authors bring together a wealth of information presenting a range of CAD algorithms and techniques for synthesizing and optimizing interconnect. Practical aspects of the algorithms and the models are explained with sufficient details. The book investigates the most effective parameters in layout optimization. Different post-layout optimization techniques with complexity analysis and benchmarks tests are provided. The impact crosstalk noise and coupling on the wire delay is analyzed. Parameters that affect signal integrity are also considered.
Zielgruppe
CAD engineers, IC designers, reference work for graduate students
Autoren/Hrsg.
Fachgebiete
- Technische Wissenschaften Elektronik | Nachrichtentechnik Elektronik Mikroprozessoren
- Technische Wissenschaften Technik Allgemein Computeranwendungen in der Technik
- Geisteswissenschaften Design Produktdesign, Industriedesign
- Mathematik | Informatik EDV | Informatik Angewandte Informatik Computeranwendungen in Wissenschaft & Technologie
- Technische Wissenschaften Elektronik | Nachrichtentechnik Elektronik Bauelemente, Schaltkreise
- Mathematik | Informatik EDV | Informatik Professionelle Anwendung Computer-Aided Design (CAD)
- Technische Wissenschaften Technik Allgemein Konstruktionslehre und -technik
- Mathematik | Informatik EDV | Informatik Technische Informatik Hardware: Grundlagen und Allgemeines
Weitere Infos & Material
Noise Analysis and Design in Deep Submicron.- Interconnect Noise Analysis and Optimization Techniques.- Crosstalk Noise Analysis in Ultra Deep Submicrometer Technologies.- Minimum Area Shield Insertion for Inductive Noise Reduction.- Spacing Algorithms for Crosstalk Noise Reduction.- Post Layout Interconnect Optimization for Crosscoupling Noise Reduction.- 3D Integration.- EDA Industry Tools: State of the ART.
