Cohen | VHDL Answers to Frequently Asked Questions | Buch | 978-1-4757-2626-8 | www.sack.de

Buch, Englisch, 291 Seiten, Format (B × H): 178 mm x 254 mm, Gewicht: 605 g

Cohen

VHDL Answers to Frequently Asked Questions


1997
ISBN: 978-1-4757-2626-8
Verlag: Springer US

Buch, Englisch, 291 Seiten, Format (B × H): 178 mm x 254 mm, Gewicht: 605 g

ISBN: 978-1-4757-2626-8
Verlag: Springer US


VHDL Answers to Frequently asked Questions is a follow-up to the author's book VHDL Coding Styles and Methodologies (ISBN 0-7923-9598-0). On completion of his first book, the author continued teaching VHDL and actively participated in the comp. lang. vhdl newsgroup. During his experiences, he was enlightened by the many interesting issues and questions relating to VHDL and synthesis. These pertained to: misinterpretations in the use of the language; methods for writing error free, and simulation efficient, code for testbench designs and for synthesis; and general principles and guidelines for design verification. As a result of this wealth of public knowledge contributed by a large VHDL community, the author decided to act as a facilitator of this information by collecting different classes of VHDL issues, and by elaborating on these topics through complete simulatable examples. This book is intended for those who are seeking an enhanced proficiency in VHDL. Its target audience includes: 1. Engineers. The book addresses a set of problems commonly experienced by real users of VHDL. It provides practical explanations to the questions, and suggests practical solutions to the raised issues. It also includes packages to achieve common utilities, useful in the generation of debug code aDd testbench designs. These packages include conversions to strings (the IMAGE package), generation of Linear Feedback Shift Registers (LFSR), Multiple Input Shift Register (MISR), and random number generators.

Cohen VHDL Answers to Frequently Asked Questions jetzt bestellen!

Zielgruppe


Research


Autoren/Hrsg.


Weitere Infos & Material


1. Language Elements.- 2. Arrays.- 3. Drivers.- 4. Subprograms.- 5. Packages.- 6. Models.- 7. Synthesis.- 8. Design Verification and Testbench.- 9. Potpourri.- Appendix A: Vhdl’93 and Vhdl’87 Syntax Summary.- Appendix B: Package Standard.- Appendix C: Package Textio.- Appendix D: Package STD­­_Logic_1164.- Appendix E: Package STD_Logic_Arith.- Appendix F: Vhdl Predefined Attributes.



Ihre Fragen, Wünsche oder Anmerkungen
Vorname*
Nachname*
Ihre E-Mail-Adresse*
Kundennr.
Ihre Nachricht*
Lediglich mit * gekennzeichnete Felder sind Pflichtfelder.
Wenn Sie die im Kontaktformular eingegebenen Daten durch Klick auf den nachfolgenden Button übersenden, erklären Sie sich damit einverstanden, dass wir Ihr Angaben für die Beantwortung Ihrer Anfrage verwenden. Selbstverständlich werden Ihre Daten vertraulich behandelt und nicht an Dritte weitergegeben. Sie können der Verwendung Ihrer Daten jederzeit widersprechen. Das Datenhandling bei Sack Fachmedien erklären wir Ihnen in unserer Datenschutzerklärung.