Fault Tolerant Computer Architecture

Erscheinungsjahr 2009
ISBN: 978-3-031-00595-4
Verlag: Springer International Publishing

Buch, Englisch, 103 Seiten, Format (B × H): 191 mm x 235 mm, Gewicht: 233 g

Reihe: Synthesis Lectures on Computer Architecture

For many years, most computer architects have pursued one primary goal: performance. Architects have translated the ever-increasing abundance of ever-faster transistors provided by Moore's law into remarkable increases in performance. Recently, however, the bounty provided by Moore's law has been accompanied by several challenges that have arisen as devices have become smaller, including a decrease in dependability due to physical faults. In this book, we focus on the dependability challenge and the fault tolerance solutions that architects are developing to overcome it. The two main purposes of this book are to explore the key ideas in fault-tolerant computer architecture and to present the current state-of-the-art - over approximately the past 10 years - in academia and industry. Table of Contents: Introduction / Error Detection / Error Recovery / Diagnosis / Self-Repair / The Future

Zielgruppe

Professional/practitioner

Autoren/Hrsg.

Sorin, Daniel

Inhaltsverzeichnis

Introduction.- Error Detection.- Error Recovery.- Diagnosis.- Self-Repair.- The Future.

Über Autor(innen)

Daniel J. Sorin is an associate professor of Electrical and Computer Engineering and of Computer Science at Duke University. His research interests are in computer architecture, including dependable architectures, verification-aware processor design, and memory system design. He received a PhD and MS in electrical and computer engineering from the University of Wisconsin, and he received a BSE in electrical engineering from Duke University. He is the recipient of an NSF Career Award and a Warren Faculty Scholarship at Duke. He is the author of a previous Synthesis Lecture, Fault Tolerant Computer Architecture