Foster / Krolnik Creating Assertion-Based IP
2008
ISBN: 978-0-387-68398-0
Verlag: Springer US
Format: PDF
Kopierschutz: 1 - PDF Watermark
E-Book, Englisch, 318 Seiten, eBook
Reihe: Integrated Circuits and Systems
ISBN: 978-0-387-68398-0
Verlag: Springer US
Format: PDF
Kopierschutz: 1 - PDF Watermark
This book presents formal testplanning guidelines with examples focused on creating assertion-based verification IP. It demonstrates a systematic process for formal specification and formal testplanning, and also demonstrates effective use of assertions languages beyond the traditional language construct discussions
Note that there many books published on assertion languages (such as SystemVerilog assertions and PSL). Yet, none of them discuss the important process of testplanning and using these languages to create verification IP. This is the first book published on this subject.
Zielgruppe
Professional/practitioner
Autoren/Hrsg.
Weitere Infos & Material
Definitions and Terminology.- The Process.- Bus-Based Design Example.- Interfaces.- Arbiters.- Controllers.- Datapath.




