Buch, Englisch, Band 337, 580 Seiten, Format (B × H): 152 mm x 229 mm, Gewicht: 1920 g
Reihe: Nato ASI Subseries E:
Buch, Englisch, Band 337, 580 Seiten, Format (B × H): 152 mm x 229 mm, Gewicht: 1920 g
Reihe: Nato ASI Subseries E:
ISBN: 978-0-7923-8103-7
Verlag: Springer US
`... This global nature of design for low power was well understood by Wolfgang Nebel and Jean Mermet when organizing the NATO workshop which is the origin of the book. They invited the best experts in the field to cover all aspects of low power design. As a result the chapters in this book are covering deep-submicron CMOS digital system design for low power in a systematic way from process technology all the way up to software design and embedded software systems.
is an excellent guide for the practicing engineer, the researcher and the student interested in this crucial aspect of actual CMOS design. It contains about a thousand references to all aspects of the recent five years of feverish activity in this exciting aspect of design.'
Hugo de Man
Zielgruppe
Research
Autoren/Hrsg.
Fachgebiete
- Technische Wissenschaften Technik Allgemein Konstruktionslehre und -technik
- Geisteswissenschaften Design Produktdesign, Industriedesign
- Mathematik | Informatik EDV | Informatik Angewandte Informatik Computeranwendungen in Wissenschaft & Technologie
- Technische Wissenschaften Technik Allgemein Computeranwendungen in der Technik
- Mathematik | Informatik EDV | Informatik Professionelle Anwendung Computer-Aided Design (CAD)
- Technische Wissenschaften Elektronik | Nachrichtentechnik Elektronik Bauelemente, Schaltkreise
- Technische Wissenschaften Elektronik | Nachrichtentechnik Elektronik Mikroprozessoren
- Mathematik | Informatik EDV | Informatik Informatik
Weitere Infos & Material
1. Introduction.- 2. Application and Technology Forecast.- Future Low Power Applications.- Enabling Technologies.- Conclusions.- References.- 3. Low Power Design Flow and Libraries.- Key Issues on Libraries for Low Power Deep Sub-Micron Design.- Power Reduction Through Libraries.- Design Flow for Low Power Deep Sub-Micron.- Libraries for Low Power.- Conclusions.- References.- 4. Low Power Circuit and Logic Level Design.- 4.1. Modeling.- 4.2. Circuit and Logic Level Design.- 4.3. Power Estimation at the Logic Level.- 4.4. Advanced Power Estimation Techniques.- 5. Power Optimization.- 5.1. Layout Optimization.- 5.2. Combinational Circuit Optimization.- 5.3. Sequential Synthesis and Optimization for Low Power.- 5.4. RT and Algorithmic-Level Optimization for Low Power.- 5.5. High Level Synthesis for Low Power.- 6. System Level Low Power Design.- 6.1. Embedded System Design.- 6.2. Power Analysis and Design at System Level.- 6.3. Software Design for Low Power.- 7. Asynchronous Design.- 8. Low Voltage Technologies.- 9. Case Studies.- 9.1. Microprocessor Design.- 9.2. Low Power Applications at System Level.